#project-update #systemverilog #tooling #verificationAugust 4, 2021Open Source SystemVerilog Tools in ASIC Design