#project-update #systemverilog #tooling #verification August 4, 2021 Open Source SystemVerilog Tools in ASIC Design