#project-update #openlane #openroad #yosys #surelog #uhdm #swerv #ibex #core-v #blackparrot #opemtitan #risc-v October 27, 2021 Improving the OpenLane ASIC Build Flow with Open Source SystemVerilog Support
