Caliptra
The Caliptra project focuses on development of HW and SW IP for the Caliptra Root of Trust
RocketChip
The SoC generator instantiates the RISC-V Rocket Core and relevant component.
- Repositories:
- Issue Tracker Website
- Contact: Jiuyang Liu (GitHub)
SV tools
The mission of the Project is to develop a SystemVerilog toolchain / suite for working with SV/UVM.
F4PGA
Free and open source toolchain for FPGA devices
- Repositories:
- Issue Tracker Website
- Contact: Tomasz Michalak (GitHub)
Surelog and UHDM
SureLog is a SystemVerilog 2017 Pre-processor, Parser, UHDM Compiler providing IEEE Design/TB VPI and Python AST API. UHDM is the underlying Hardware Data Model framework. More info: https://woset-workshop.github.io/WOSET2020.html#article-10
- Repositories:
- Issue Tracker Website
- Contact: Alain Dargelas (GitHub)
Chisel
Support the Chisel Hardware Construction Language and related projects
- Repositories:
- Issue Tracker Website
- Contact: Jack Koenig (GitHub)
FPGA Interchange format
FPGA Interchange is a Vendor agnostic FPGA devices and designs description. It enables interoperability between different FPGA tools.
- Repositories:
- Issue Tracker Website
- Contact: Maciej Kurc (GitHub)
FPGA tool perf
Framework for automatic FPGA toolchains benchmarking
- Repositories:
- Issue Tracker Website
- Contact: Tomasz Gorochowik (GitHub)
Intel Compiler for SystemC
Open source SystemC to SystemVerilog translation tool and SingleSource library.
- Repositories:
- Issue Tracker Website
- Contact: Mikhail Moiseev (GitHub)
OpenPRoT
OpenPRoT is a specification and an open-source implementation of a standards-based Platform Root of Trust firmware stack.
- Repositories:
- Issue Tracker Website
- Contact: Louis Ferraro (GitHub)
VeeR
RTL designs for the VeeR (Very Efficient & Elegant RISC-V) cores (EH1, EH2, EL2).