



Automotive case study

Using Open Source to take 11 chips down to 1
In 3 months!

From no requirements to tapeout in 3
months?

Reduce Software Load?


Let's See!

From no requirements to tapeout in 3
months?


Reduce Software Load?

Let's See!


Does our Platform help?



Does our Platform help?



Does our Platform help?



The screenshot shows the RTL Debugger interface for a design named 'gf130-design'. The interface is divided into several panels:

- RTL DEBUGGER (Left Panel):**
 - HIERARCHY:** Shows a tree view of the design hierarchy. The current scope is 'uart_0.tx'. Below it, there are modules: 'user_spi_1', 'user_spi_2', and 'wb_arbiter'.
 - VARIABLES:** Lists current values for various signals:
 - bitno [3:0] = 0
 - clk = 1
 - data [7:0] = 4278190080
 - divisor [23:0] = 217
 - fsm_state = 0
 - WATCH:** Lists signals being monitored:
 - instr_rdata_i [31:0] = 4194415
 - instr_addr_o [31:0] = 1050896
 - motor_pwm0__pwm_o = 0
 - data [7:0] = 0
- Code Editor (Center Panel):**
 - File: `pwm.py` (9+ lines)
 - Path: `my_design > ips > pwm.py > PWMPeripheral > elaborate`
 - Code snippet:


```

29 class PWMPeripheral(wiring.Component):
74     def elaborate(self, platform):
79
80         #synchronizer
81         stop = Signal() motor_pwm0.U$1.stop=0 motor_pwm
82         m.submodules += FFSynchronizer(i=self.pins.stop
83         m.d.comb += self._stop_int.f.stopped.set.eq(sto
84
85         with m.If((self._conf.f.en.data == 1) & (self._
86             m.d.sync += count.eq(count+1)
87         with m.Else():
88             m.d.sync += count.eq(0)
89
90         with m.If((self._numr.f.val.data > 0) & (count
91             m.d.comb += self.pins.pwm_o.eq(1)
92         with m.Else():
93             m.d.comb += self.pins.pwm_o.eq(0)
94
95         with m.If(count >= self._denom.f.val.data):
96             m.d.sync += count.eq(0)
97
          
```
- Bottom Panel:**
 - Navigation: `<< main* 0 21 0 10ms / 10ms -- NORMAL --`
 - Encoding: `UTF-8 LF {} Python 3.11.0 ('.venv': venv)`

Does our Platform help?



< ChipFlow public demos

ChipFlow

< gfl30-design

Build 189

Name c258572804f5d221744debf376ef60c21f4ff050-dirty.20240914591455

Created 14/09/2024, 16:59:57

Status ✓ success

Report

Info Unknown max frequency, no clock provided

Gates 130251

Area used 5.5% of 20 mm2

[REQUEST MANUFACTURE](#)

Runner details

Started 14/09/2024, 17:02:13

Finished 14/09/2024, 17:29:44

Build time 29.8 mins


Input files

- config.json
- rtlil.il


Result files

- customer-report.json
- cli-output.txt
- gds.gds
- results.json

A different approach to design house



A different approach to design house



Biggest challenges?

Biggest challenges?

GF130 BCD

Biggest challenges?

Functional Safety


Outcomes

A leading luxury automotive OEM needed a path forward for overhauling their **electronic architecture**.

The **ChipFlow platform** was used to deliver an all-in-one custom ASIC against their requirements for **full door functionality** connected by **Ethernet T1S**.

CASE STUDY

11 to 1 in 3 months



Initial test chip was designed in **3 months**, at a cost of **\$300k**, giving the customer a path to full control of their platform needs.

This custom solution replaced **4 control units** and **11 ICs** with **1 IC**, representing a saving of **80%** on the budget for harness and electronics.

Questions?

Rob Taylor <rob.taylor@chipflow.io>