

Automotive case study

Using Open Source to take 11 chips down to 1 In 3 months!



From no requirements to tapeout in 3 months?

Reduce Software Load?

Let's See!






From no requirements to tapeout in 3 months?

Reduce Software Load?

Let's See!


















RTL DEBUGGER		🕏 serial.py	🕏 pwm.py 9+ 🔸	$ ho$ \sim \square \cdots
→ HIERARCHY		29 class	s > ∉ pwm.py > 全 PWMPerip PWMPeripheral(wiring.Compo f elaborate(self, platform	onent):
Current Scope: uart_0.tx > {} user_spi_1 module > {} user_spi_2 module {} wb_arbiter module VARIABLES		79 80 81 82 83 84	<pre>#synchronizer stop = Signal() motor_pv m.submodules += FFSynchi m.d.comb += selfstop_i</pre>	vm0.U\$1.stop=0 motor_pwr ronizer(i=self.pins.stor
 > [@] bitno [3:0] = 0 (@] clk = 1 > [@] data [7:0] = 427819008 > [@] divisor [23:0] = 217 [@] fsm_state = 0 	30	85 ~ 86 87 ~ 88 89 90 ~ 91	<pre>with m.If((selfconf.f.</pre>	q(count+1) q(0) .val.data > 0) & (count
WATCH > [@] instr_rdata_i [31:0] = 4 > [@] instr_addr_o [31:0] = 1 [@] motor_pwm0_pwm_o > [@] data [7:0] = 0	050896	92 ~ 93 94 95 ~ 96 97	<pre>with m.Else(): m.d.comb += self.pir with m.If(count >= self. m.d.sync += count.ec</pre>	ns.pwm_o.eq(0) denom.f.val.data):




< Chi	ipFlow public demos	ChipFlow						
gf130-design		< <u>gf130-design</u>						
۲	Builds	Build 189						
đ	Manufacturing	Name c258572804f5d221744debf376ef60c21f4ff050- dirty.20240914591455	Input f	Input files				
\$	Project settings	Created 14/09/2024, 16:59:57		config.json				
		Status 🗸 success		rtlil.il				
	Report		Result	files				
		(i) Info	Roodie					
		Unknown max frequency, no clock provided		customer-report.json				
		Gates 130251	Ĥ	cli-output.txt				
Area used 5.5% of 20 m		Area used 5.5% of 20 mm2	A	gds.gds				
		REQUEST MANUFACTURE						
Runner details				results.json				
		Started 14/09/2024, 17:02:13						
		Finished 14/09/2024, 17:29:44						
		Build time 29.8 mins						






A different approach to design house





A different approach to design house





Biggest challenges?





Biggest challenges?

GF130 BCD





Biggest challenges?

Functional Safety





Outcomes




CASE STUDY

11 to 1 in 3 months

A leading luxury automotive OEM needed a path forward for overhauling their **electronic architecture.**

The **ChipFlow platform** was used to deliver an all-in-one custom ASIC against their requirements for **full door functionality** connected by **Ethernet TIS.**



Initial test chip was designed in **3 months**, at a cost of **\$300k**, giving the customer a path to full control of their platform needs. This custom solution replaced **4 control units** and **11 ICs** with **1 IC**, representing a saving of **80%** on the budget for harness and electronics.



Questions?

Rob Taylor <rob.taylor@chipflow.io

